

A

NEW PATENT APPLICATION  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Attorney Docket No.: MLNR-08101

NEW APPLICATION TRANSMITTAL

Transmitted herewith for filing is the patent application of Inventor: Gwilym Francis Luff et al.

Title: NOVEL TOPOLOGY FOR A SINGLE ENDED INPUT DUAL BALANCED MIXER

CERTIFICATION UNDER 37 CFR § 1.10

I hereby certify that this New Application and the documents referred to as enclosed herein are being deposited with the United States Postal Service on this date, November 22, 2000, in an envelope bearing "Express Mail Post Office To Addressee" Mailing Label Number EL703212555US addressed to: **PATENT APPLICATION**, Assistant Commissioner for Patents, Washington, D.C. 20231.

Tadas Naraukas  
(Name of Person Mailing Paper)

Tadas Naraukas  
Signature

Enclosed are:

1. The papers required for filing date under CFR § 1.53(b):  
26 Pages of Specification (including claims); 7 Sheet(s) of Drawings.  
X Formal  
— Informal
2. X Declaration or Oath (executed by Gwilym Luff)
3. — Power of Attorney by Assignee
4. — Assignment of the Invention to Micro Linear Corporation (including Form PTO-1595).
5. Fee Calculation  
— Amendment changing number of claims or deleting multiple dependencies is enclosed.

CLAIMS AS FILED

	Number Filed	Number Extra	Rate	Basic Fee
				\$710.00
Total Claims	21 - 20 =	1	\$18.00	18.00
Independent Claims	6 - 3 =	3	\$80.00	240.00
Multiple Dependent claim(s), if any			\$270.00	
			Filing Fee Calculation	\$968.00

6. X Applicants qualify for Small Entity Status  
50% Filing Fee Reduction (if applicable) \$484.00
7. Other Fees  
— Assignment Recordation Fee  
— Other 0.00  
**TOTAL FEES ENCLOSED \$484.00**
8. Payment of Fees  
X Check in the amount of \$484.00 enclosed.
9. X Authorization to Charge Additional Fees  
The Commissioner is hereby authorized to charge any additional fees (or credit any overpayment) associated with this communication and which may be required under 37 CFR § 1.16 or § 1.17 to Account No. 08-1275. An originally executed duplicate of this transmittal is enclosed for this purpose.
10. — Information Disclosure Statement
11. X Return Receipt Postcard

Dated: November 22, 2000

By: Thomas B. Haverstock  
Name: Thomas B Haverstock  
Registration No.: 32,571

PATENTAtty. Docket No. MLNR-08101**NOVEL TOPOLOGY FOR A SINGLE ENDED INPUT DUAL BALANCED MIXER**Related Applications:

This application claims priority under 35 U.S.C. § 119(e) of the co-pending U.S. provisional application Serial Number 60/167,188 filed on November 23, 1999 and entitled "NOVEL TOPOLOGY FOR A SINGLE ENDED INPUT DUAL BALANCED MIXER." The provisional application serial number 60/167,188 filed on November 23, 1999 and entitled "NOVEL TOPOLOGY FOR A SINGLE ENDED INPUT DUAL BALANCED MIXER" is also hereby incorporated by reference.

Field of the Invention:

This invention relates to the field of radio frequency (RF) mixers. More particularly, this invention relates to dual balanced RF mixers with a single ended input.

Background of the Invention:

Mixer circuits are well known in the electronics industry. Mixers have many applications and their use has been extensive. One of the more common applications has been in radio frequency receivers as frequency multipliers or converters. Typically in these types of applications, an incoming modulated RF signal is combined with the signal of a local oscillator (LO) to produce a modulated intermediate frequency (IF) signal. The IF output of the mixer is the difference and sum of the frequencies between the RF and LO frequencies and is then further processed by other known circuits or devices, such as an on-chip active filter.

Many types of mixers are known. One example of a mixer commonly known in the art is the double balanced mixer or the 'Gilbert Cell' or 'Gilbert Mixer' as shown in Figure 1. The Gilbert cell is named after its inventor and since then many other mixer topologies have utilized this basic approach. Further modifications and enhancements to the Gilbert cell have been made and are known in the art as will be discussed hereinafter.

The conventional Gilbert cell mixer 10 of Figure 1 is made up of a RF input stage 20 and a mixer core 30. The RF input stage includes two transistors Q1 and Q2. The base terminal of the

first transistor Q1 is coupled to one of two RF signal inputs. The emitter terminal of the first transistor Q1 is coupled to the emitter terminal of the second transistor Q2 and to the current source I1. The collector terminal of the first transistor Q1 is connected to the first pair of differentially connected transistors Q3 and Q4 in the mixer core. The base terminal of the second transistor Q2 is coupled to the second RF signal input. The collector of the second transistor Q2 is coupled to the second pair of differentially connected transistors Q5 and Q6 in the mixer core.

The mixer core is made up of four transistors Q3, Q4, Q5, Q6 coupled as two differentially cross-coupled pairs. The first differentially cross-coupled pair Q3 and Q4 is commonly connected by way of the emitter terminals and further connected to the collector of the first transistor Q1 in the RF input stage. The second differentially cross-coupled pair Q5 and Q6 is also connected by common emitters and further coupled to the collector of the second transistor Q2 in the RF input stage. The base terminal of the first transistor Q3 in the first differential cross-coupled pair of transistors is coupled to the base terminal of the second transistor Q6 of the second differential cross-coupled pair and further coupled to one of two LO input terminals. Similarly, the base terminal of the second transistor Q4 of the first differential cross-coupled pair is coupled to the base terminal of the first transistor Q5 of the second differential cross-coupled pair and further coupled to the second LO input terminal. The collector terminal of the first transistor Q3 of the first differential cross-coupled pair is coupled to the collector terminal of the first transistor Q5 of the second differential cross-coupled pair and further connected to one of two IF output terminals. The collector terminal of the second transistor Q4 of the first differential cross-coupled pair is coupled to the collector terminal of the second transistor Q6 of the second differential cross-coupled pair and further connected to the second IF output terminal.

The operation of the Gilbert cell mixer is well known and need not be elaborated here. In spite of the advantages of the Gilbert cell, there are inherent limitations. For example, the Gilbert cell has limited dynamic range, which is the difference between IP3 (third order intercept point) and noise figure for a given power consumption. The Gilbert mixer's noise figure, linearity, and current drain performance also have been conventionally defined. Consequently, inventions since the introduction of the Gilbert cell have centered on improving various parametric

concerns usually dependent on unique mixer applications. One such case is the 'Micromixer' which is described in detail in "The MICROMIXER: A Highly Linear Variant of the Gilbert Mixer Using a Bisymmetric Class-AB Input Stage," by Barrie Gilbert, IEEE Journal of Solid-State Circuits, Vol. 32, No.9, September 1997 and hereby incorporated by reference.

5 Referring to Figure 2, the difference between the Micromixer and the Gilbert mixer of Figure 1 is apparent. The differential pair in the RF Input section of the Gilbert cell of Figure 1 has been replaced by a bisymmetric Class AB topology in the Micromixer of Figure 2. The operation of the Micromixer is also known in the art. This improvement over the Gilbert mixer results in increased mixer performance by way of increased linearity, accurate input impedance,  
10 high intermodulation intercepts and nearly unlimited signal capacity. It does not, however, significantly improve noise figure.

Another technique to improve the performance of conventional Gilbert mixers is the use of emitter degeneration resistors. This technique, however, introduces resistive thermal noise, which degrades the dynamic range of the differential pair in the RF input section. Yet another  
15 technique to improve the performance of the Gilbert mixer involves the use of multi-tanh doublets or triplets as demonstrated in U. S. Patent Number 6,054,889, "Mixer with Improved Linear Range." While the use of multi-tanh doublet or triplet approach into a conventional Gilbert mixer improves its performance, it does so at the expense of increasing complexity and loss of valuable chip real estate. Additionally, matching impedance to 50  $\Omega$  typically requires  
20 impedance transformation at the input.

In other types of mixers, the diode ring and Schottky diode ring mixer for example, the use of baluns, active or passive, increase mixer performance. As demonstrated in U. S. Patent numbers 6,094,570, "Double-balanced Monolithic Microwave Integrated Circuit Mixer" and 6,078,802, "High Linearity Active Balance Mixer, the use of baluns is known in the art and  
25 provide the transfer of RF energy from an unbalanced structure to a balanced structure thereby increasing mixer parametric performance such as linearity and impedance matching for example. Despite advances in integrated circuit fabrication, the use of baluns still take up valuable chip real estate and their use is a compromise in circuit design.

What is needed is a mixer circuit that addresses the known deficiencies in the prior art mixers. Specifically, what is needed is an improved mixer circuit, which provides increased mixer performance by way of a single ended input, and which exhibits a high dynamic range, a low noise figure, and with no off chip differential RF circuit or baluns required.

5

Summary of the Invention:

Briefly, according to the invention, a mixer circuit having a single ended input and a dual output is provided. The mixer circuit is a singled ended input to a double balanced high dynamic range mixer with only two base-emitter junctions across the supply. It provides for the use of bondwires to off chip ground as DC block and DC feed elements. The single ended input and differential output balanced mixer is well suited for the input stage of an integrated radio receiver - off chip circuitry is usually single ended, but on chip circuits are usually differential. No off chip differential RF circuits or baluns are required which reduces off chip component count and improves radio performance. The mixer circuit has lower LO drive requirements because of the DC coupled LO port. This results in better radio performance and a smaller die area because of the DC coupled IF port.

10

15

The combination of all embodiments described results in a mixer performance significantly higher than the well known Gilbert Cell mixer, and whose RF, LO and IF ports require no extra on chip or off chip interface circuits. The first implementation is for 900 MHz operation in the IRIS 900 low IF receiver section. As a regular down conversion mixer (Figure 3) it achieves a noise figure of 5.5 dB, a power gain of 9 dB, an input IP3 of -8 dBm, and an input P1dB of -16dBm. Because of the impedance change from 50 ohms matched at the input to 1K + 1K differential open circuit at the output, the voltage gain is 28 dB. Power consumption is 7 mA from a 2.9 V supply. Used as a quadrature image rejection mixer the noise figure is 8.5 dB with the same gain and large signal performance.

20

25

Brief Description of the Drawings:

Figure 1 is a schematic drawing of a prior art Gilbert Cell mixer.

Figure 2 is a schematic drawing of a prior art MICROMIXER balanced mixer.

Figure 3 is a schematic drawing of a basic mixer according to the invention.

Figure 4 is a schematic drawing of a quadrature mixer according to the present invention.

Figure 5 is a schematic drawing of a mixer with a cascode connection of Q1 with RF feedback.

5 Figure 6 is a schematic drawing of a tracking supply for LO buffers.

Figure 7 is a schematic drawing of a tracking mixer bias current circuit.

#### Detailed Description of a Preferred Embodiment:

10 This novel mixer topology circuit was developed as the input stage of the highly integrated receiver. This application requires a down conversion mixer with a higher dynamic range than the standard Gilbert cell, and with a single ended input to interface to an off chip filter. The mixer input is at 902-928 MHz, and its output is at the 1.024 MHz intermediate frequency of the receiver.

15 Figure 3 shows the basic features of the new invention. The mixer 40 is generally shown. The mixer includes of the mixer core 50 and the RF input stage 60. The mixer core 50 is coupled to the RF input stage 60. The mixer core 50 includes of four transistors Q4-Q7 coupled as two differentially cross-coupled pairs as in the prior art of Figure 2. The first differential transistor pair Q4 and Q5 are common emitter connected to the RF input stage 60 by way of the collector terminal of a transistor Q2 in the RF input stage 60. Similarly, the second differential transistor pair Q6 and Q7 are also common emitter coupled to the RF input stage 60 by way of the collector terminal of transistor Q3 in the RF input stage 60.

20 The base terminal of the first transistor Q4 in the first differential pair of transistors is coupled to the base terminal of the second transistor Q7 of the second differential pair and further coupled to one of two LO input terminals. Similarly, the base terminal of the second transistor Q5 of the first differential pair is coupled to the base terminal of the first transistor Q6 of the second differential pair and further coupled to the second LO input terminal. The collector terminal of the first transistor Q4 of the first differential pair is coupled to the collector terminal of the first transistor Q6 of the second differential pair and further connected to one of two IF output terminals and to the first terminal of a load resistor R2. The second terminal of the

load resistor R2 is coupled to a voltage source  $V_{cc}$ . The collector terminal of the second transistor Q5 of the first differential pair is coupled to the collector terminal of the second transistor Q7 of the second differential pair and further connected to the second IF output terminal and to a second load resistor R3. The second terminal of the second load resistor R3 is also connected to the voltage source  $V_{cc}$ .

Referring to the RF input stage 60, the RF input signal is applied to the base of a first transistor Q1 via a matching network. Here, an inductor L3 is used as a matching network, however it is understood that other types of matching networks could be used. The first transistor Q1 has three principle functions:

1. It presents a reasonable input impedance (e.g. only one external inductor is required to match the input to 50 ohms);
2. It acts as phase splitter, producing out of phase waveforms at its collector and emitter.
3. It acts as a low noise input device, defining the noise figure of the mixer.

The base terminal of the first transistor Q1 is coupled to one terminal of an inductor L3 and to a biasing resistor  $R_{b1}$ . The second terminal of the inductor L3 is coupled to the RF input. The second terminal of the resistor  $R_{b1}$  is coupled to a bias current source Bias 1. The emitter terminal of the first transistor Q1 is coupled to the first terminal of an inductor L1 and further coupled to the emitter of a cascode transistor Q3. The second terminal of the inductor L3 is coupled to ground. The collector terminal of the first transistor Q1 is coupled to the first terminal of a resistor R1 and to the first terminal of a capacitor C3. The second terminal of the resistor R1 is coupled to a voltage source  $V_{cc}$  for example. The second terminal of the capacitor C3 is coupled to the first terminal of the inductor L2 and to the emitter terminal of a cascode transistor Q2.

The RF input stage 60 further includes two cascode transistors Q2 and Q3 having a common base connection. The emitter terminal of the first cascode transistor Q2 is coupled to the collector of the first transistor Q1 by way of the connections to the capacitor C3 and the

resistor R1. The emitter terminal of the second cascode transistor Q3 is coupled to the emitter terminal of the first transistor Q1 and to the first terminal of the inductor L1. The emitter terminals of the cascode transistors Q2 and Q3 are further coupled to two capacitors C1 and C2 in series and further coupled to a bias source, Bias 2.

5 In operation, the two cascode transistors Q2 and Q3 isolate the RF input stage 60 circuitry from the mixer core's LO drive signal and its harmonics. The mixer core's differentially coupled transistors Q4, Q5, Q6, and Q7 perform the frequency conversion from RF to IF. They act as an analog multiplier, so that the output current from the four transistors Q4, Q5, Q6, and Q7 is the product of the RF input and the LO signals. These currents develop a differential  
10 output voltage across the load resistors R2 and R3.

The cascode arrangement of the two cascode transistors Q2 and Q3 is 'folded' to increase the headroom available at the output. The emitter of the first transistor Q1 can be directly connected to the emitter of the second cascode transistor Q3, and the capacitor C3 level shifts the signal between the collector of the first transistor Q1 and the emitter of the first cascode  
15 transistor Q2.

The two inductors L1 and L2 in combination with the capacitors form a tuned circuit and provide a DC feed path, keeping the emitters of the two cascode transistor Q2 and Q3 at the same DC potential. The inductors L1, L2, and part of the input matching inductor L3 can be IC package inductances so on chip inductors are not required. The capacitors C1 and C2 tune out  
20 the inductance of the two inductors L1 and L2, and provide an RF 'center' tap' to define the RF voltage at the bases of the two cascode transistors Q2 and Q3.

In further embodiments of the invention, different transistors could be used. For example, the circuits presented could be undertaken with NPN transistors, PNP transistors, MOSFET or MESFET devices or any combination thereof using conventional design techniques for such  
25 substitutions.

### Quadrature Mixer

In another embodiment of the invention, a quadrature mixer is presented. Quadrature mixers are used in image rejection, Low IF or Zero IF applications. To form the quadrature



mixer circuit of this embodiment, the mixer core 20 of Figure 3 (Q4-Q7) can be duplicated and the RF input stage 60 of Figure 3 can be modified to provide two sets of cascode transistors as is shown in Figure 4.

The quadrature mixer 70 of Figure 4, thus, is made up of a mixer core 80 and a RF input stage 90. The mixer core 80 consists of two sets of four transistors Q4-Q7 and Q10-Q13 coupled as four differentially cross-coupled transistor pairs. The first set of differentially cross coupled transistors pairs Q4-Q7 in the mixer core 70 is identical to the transistors in the mixer core of Figure 3.

Referring to Figure 4 and the first set of differentially cross-coupled transistors pairs Q4-Q7, the base terminal of the first transistor Q4 in the first differential pair of transistors Q4, Q5 is coupled to the base terminal of the second transistor Q7 of the second differential pair Q6, Q7 and further coupled to one of two In-Phase LO input terminals. Similarly, the base terminal of the second transistor Q5 of the first differential pair Q4, Q5 is coupled to the base terminal of the first transistor Q6 of the second differential pair Q6, Q7 and further coupled to the second In-Phase LO input terminal. The collector terminal of the first transistor Q4 of the first differential pair Q4, Q5 is coupled to the collector terminal of the first transistor Q6 of the second differential pair Q6, Q7 and further coupled to one of two In-Phase IF output terminals and to the first terminal of a load resistor R2. The second terminal of the load resistor R2 is coupled to a voltage source  $V_{cc}$ . The collector terminal of the second transistor Q5 of the first differential pair Q4, Q5 is coupled to the collector terminal of the second transistor Q7 of the second differential pair Q6, Q7 and further connected to the second In-Phase IF output terminal and to a first terminal of a second load resistor R3. The second terminal of the second load resistor R3 is also coupled to the voltage source  $V_{cc}$ .

The first differential transistor pair Q4, Q5 of the first set of differentially cross coupled transistors pairs Q4-Q7, are common emitter connected to the RF input stage 90 and further connected to the collector terminal of a transistor Q2 in the RF input stage 90. Similarly, the second differential transistor pair Q6, Q7 are also common emitter connected to the RF input stage 90 by way of the collector terminal of a transistor Q3 in the RF input stage 90.

Referring again to Figure 4 and now the second set of differentially cross coupled transistors pairs Q10-Q13, the base terminal of the first transistor Q10 in the first differential pair of transistors Q10, Q11 is coupled to the base terminal of the second transistor Q13 of the second differential pair Q12, Q13 and further coupled to one of two Quadrature Phase LO input terminals. Similarly, the base terminal of the second transistor Q11 of the first differential pair of transistors Q10, Q11 is coupled to the base terminal of the first transistor Q12 of the second differential pair of transistors Q12, Q13 and further coupled to the second Quadrature Phase LO input terminal. The collector terminal of the first transistor Q10 of the first differential pair of transistors Q10, Q11 is coupled to the collector terminal of the first transistor Q12 of the second differential pair of transistors Q12, Q13 and further coupled to one of two Quadrature Phase IF output terminals and to the first terminal of a load resistor R4. The second terminal of the load resistor R4 is coupled to a voltage source  $V_{cc}$ . The collector terminal of the second transistor Q11 of the first differential pair of transistors Q10, Q11 is coupled to the collector terminal of the second transistor Q13 of the second differential pair of transistors Q12, Q13 and further coupled to the second Quadrature Phase IF output terminal and to a first terminal of a second load resistor R5. The second terminal of the second load resistor R5 is also coupled to the voltage source  $V_{cc}$ .

The first differential transistor pair Q10, Q11 of the second set of differentially cross coupled transistors pairs Q10-Q13, have their common emitters connected to the RF input stage 90 by way of the collector terminal of a transistor Q8 in the RF input stage 90. Similarly, the second differential transistor pair Q12, Q13 are also common emitter coupled to the RF input stage 90 by way of the collector terminal of a transistor Q9 in the RF input stage 90.

Referring now to the RF input stage 90 of Figure 4, the base terminal of the input transistor, Q1, is coupled to one terminal of a biasing resistor,  $R_{b1}$  and to an inductor, L3. The second terminal of the inductor L3 is coupled to the RF signal input. The second terminal of the biasing resistor  $R_{b1}$  is coupled to a bias current source Bias 1. The emitter terminal of the input transistor Q1 is coupled to the first terminal of an inductor L1 and further coupled to the emitter terminals of two cascode transistors Q3, Q9. The second terminal of the inductor L3 is coupled to ground. The collector terminal of the input transistor Q1 is coupled to the first terminal of a

resistor R1 and to the first terminal of a capacitor C3. The second terminal of the resistor R1 is coupled to a voltage source  $V_{cc}$  for example. The second terminal of the capacitor C3 is coupled to the first terminal of the inductor L2 and to the emitter terminals of two cascode transistors Q2, Q8.

5           The RF input stage 90 includes two pairs of cascode transistors Q2, Q3 and Q8, Q9. The first pair of cascode transistors Q2, Q3 has a common base connection and is further coupled to two capacitors C1, C2 and to the first terminal of a biasing resistor  $R_{b2}$ . The emitter terminal of the first cascode transistor Q2 of the first pair of cascode transistors Q2, Q3 is coupled to the collector terminal of the input transistor Q1 by way of the connections to the capacitor C3 and  
10           the inductor L2. The emitter terminal of the second cascode transistor Q3 of the first pair of cascode transistors Q2, Q3 is coupled to the emitter terminal of the input transistor Q1 and the emitter terminal of the second cascode transistor Q9 of the second pair of cascode transistors Q8, Q9, and to the first terminal of the inductor L1. The emitter terminals of the first pair of cascode transistors Q2, Q3 are further coupled to two capacitors C1 and C2 in series and further coupled  
15           to a bias source, Bias 2 by way of a biasing resistor  $R_{b2}$ .

          The second pair of cascode transistors Q8, Q9 also have a common base connection. The base terminals of the second pair of cascode transistors Q8, Q9 are further coupled to the first terminal of a biasing resistor  $R_{b3}$  and to two capacitors C4, C5. The emitter terminal of the first cascode transistor Q8 of the second pair of cascode transistors Q8, Q9 is coupled the emitter  
20           terminal of the input transistor Q1 and to the first cascode transistor Q2 of the first pair of cascode transistors Q1, Q2. The emitter terminal of the second cascode transistor Q9 of the second pair of cascode transistors Q8, Q9 is coupled the input transistor Q1 and to the second cascode transistor Q3 of the first pair of cascode transistors Q2, Q3. The second terminal of the biasing resistor  $R_{b2}$  is coupled to the second terminal of the biasing resistor  $R_{b3}$  and further  
25           coupled to a bias source Bias 2.

          In operation the quadrature mixer operates similarly to other quadrature mixers. The output current from the input transistor is split between the two sets of cascode transistors. If a quadrature pair of LO drive signals is provided to the LO ports, then a quadrature IF output is available at the two IF ports. The LO input signals in the quadrature mixer are the in-phase

portion and the quadrature phase portion of the LO drive signal. The IF output signals are the in-phase portion and the quadrature phase portion of the IF output signal.

#### RF Feedback

5 Referring to Figure 5, another embodiment is presented to improve the phase splitting capacity of the input transistor and thereby improve the overall mixer performance. The single input transistor Q1 does not give a perfect 180-degree phase split between its collector and emitter terminals. Some of this is caused by the differing impedances at the collector and base - the impedance at the emitter terminal of a second cascode transistor Q3 is half that at the emitter  
10 terminal of a first cascode transistor Q2. Another cause of error is the capacitive feedback through the base-collector capacitance of the single input transistor Q1. To improve the phase balance and accurately define the gain, the single input transistor Q1 can be replaced with a cascode connection of two transistors and a resistive feedback added to define the forward gain.

The mixer circuit of Figure 5 is identical to the mixer circuit of Figure 3 with the  
15 exception of the an added cascode transistor Q8 coupled to the input transistor Q1 and the added resistive feedback circuit including of a capacitor C4 coupled in series to a resistor R4. Referring to Figure 5, the collector terminal of the input transistor Q1 is coupled to the emitter terminal of the cascode transistor Q8. The base terminal of the cascode transistor Q8 is coupled to a voltage source Vcc. The collector terminal of the cascode transistor Q8 is coupled to the first terminal of  
20 a resistor R1 and to the first terminal of a capacitor C3, which is similar to the connection of the input transistor Q1 in Figure 3 and further coupled to a first terminal of another capacitor C4. The second terminal of the capacitor C4 is coupled to the first terminal of a resistor R4. The second terminal of the resistor R4 is coupled to the base terminal of the input transistor Q1.

#### 25 LO Port Biasing

To obtain the maximum dynamic range from these mixers, enough voltage headroom must be preserved at the collectors terminals of the differentially cross coupled transistors Q4-Q7 that the full output signal can be developed across the load resistors R2 and R3. At the same time, to stabilize the gain of the mixer it is desirable to keep the transconductances of the

transistors constant with temperature. This requires that the bias current be proportional to absolute temperature (PTAT). If the LO inputs are driven by a Common Mode Logic (CML) buffer with emitter follower outputs (common collector amplifiers), then the common mode DC voltage at the LO inputs will be at  $V_{CC} - V_{be}$ , and will rise with temperature. The voltage drop across the load resistors R2, R3 will increase with temperature because of the PTAT biasing. The combined effect is to reduce the  $V_{CE}$  of the differentially cross-coupled transistors Q4-Q7 at high temperatures, leading to saturation. Reducing the load resistors R2, R3 to avoid saturation at high temperature results in a loss of gain, and poor use of available supply voltage.

The solution employed is to power the LO buffers from a tracking supply. The supply generates  $3 * V_{be} + 0.2$  V. This keeps the  $V_{cb}$  of the cascode devices (Q2 and Q3) constant at around 0 V. The total headroom at the load resistors R2, R3 is from  $V_{bc} + V_{cesat} + 0.2$  to  $V_{cc}$ . This headroom increases with temperature to allow for the PTAT current bias.

Referring to Figure 6, one implementation of a tracking supply is shown. It is a conventional low dropout voltage regulator, except that the reference voltage is  $2 * V_{be} + 133$  mV. The amplifier has a closed loop gain of 1.5, so that the output voltage of the regulator is  $3 * V_{be} + 0.2$  V. Figure 6 shows a single CML buffer with emitter followers. The common mode voltage at the output of the followers will be at  $+2 * V_{be}$ , and remain there over process and temperature variations.

The tracking supply of Figure 6 includes a first diode-connected transistor Q1 in series with a second diode-connected transistor Q2 and a resistor R1 in series with the second diode-connected transistor Q2. The cathode of the first diode-connected transistor Q1 is coupled to ground and the anode is coupled to the cathode of the second diode-connected transistor Q2. The anode of the second diode-connected transistor Q2 is coupled to the first terminal of a resistor R1. The second terminal of the resistor R1 is coupled to a current source, which is coupled to the voltage source  $V_{CC}$ .

The tracking supply circuit further includes an amplifier and a CML buffer. The amplifier includes four terminals. The first terminal of the amplifier is coupled to the second terminal of the resistor R1 and to a current source. The second terminal of the amplifier is

coupled to the voltage supply  $V_{cc}$ . The third terminal of the amplifier is coupled to ground and the fourth terminal is coupled to the CML buffer.

The CML buffer includes two common emitter coupled transistors Q3, Q4. The emitter terminals of the two common emitter transistors Q3, Q4 are coupled together and further coupled to ground by way of a connection to a current supply. The base terminal of the first transistor Q3 is coupled to one of two LO drive inputs. The collector terminal of the first transistor Q3 is coupled to the base of one of two common collector amplifiers Q6 and to a first terminal of a resistor R2. The base terminal of the second transistor Q4 is coupled to the second LO drive input. The collector terminal of the second transistor Q4 is coupled to the base terminal of the second common collector amplifier Q5 and to a first terminal of a resistor R3. The emitter of the first common collector amplifier Q5 is coupled to one of two mixer LO drive input terminals and to ground by way of a current source. The collector terminal of the first common collector amplifier Q5 is coupled to the collector terminal of the second common collector amplifier Q6 and to the fourth terminal of the amplifier by way of connections to the second terminals of the first and second resistors R2, R3. The emitter of the second common collector amplifier Q6 is coupled to the second mixer LO drive input terminal and to ground by way of a current source.

#### Output Common Mode Voltage Control

The output of the mixer is buffered by emitter followers then feeds an on chip active filter for channel selectivity. Ideally the output of the mixer should be DC coupled to the filter. This requires that the common mode voltage at the mixer output match up with the common mode input range of the filter. The tracking bias circuit shown in Figure 7 does this with a fairly simple replica bias generator.

Referring to Figure 7, the tracking bias circuit consists of a first transistor Q1 coupled as a diode-connected transistor having an anode coupled to the first terminal a first resistor R1 and the cathode coupled to the collector terminal of a second transistor Q2. The second terminal of the resistor R1 is coupled to a voltage source  $V_{cc}$ . The emitter terminal of the second transistor Q2 is coupled to ground. The base terminal of the second transistor Q2 is coupled to the first

terminal of a second resistor R2. The second terminal of the second resistor R2 is coupled to the output terminal of a loop amplifier and to the bias current terminal Bias 2 of the mixer.

The tracking bias circuit further includes a loop amplifier. The loop amplifier Q3 includes three terminals. The first terminal of the loop amplifier is coupled to the cathode terminal of the diode-connected transistor Q1. The second terminal of the loop amplifier is coupled to the first terminal of a bandgap voltage supply  $V_{bg}$ . The third terminal of the loop amplifier is coupled to the second terminal of the second resistor R2 and further coupled to the bias current terminal Bias 2 of the mixer. The second terminal of the bandgap voltage supply is coupled to ground.

In operation, the filter that follows the mixers has its input common mode range centered on the chip bandgap reference voltage ( $V_{bg} \sim 1.25$  V). The desired output common mode voltage of the mixers is therefore  $V_{bg} + V_{be}$ . The simple circuit in Figure 7 achieves this. R1, Q1 and Q2 are ratioed to the corresponding components in the mixer (R2 & R3, Q4 to Q7 and Q2 to Q3) so that they operate at the same current density. The loop amplifier compares the voltage at the first transistor Q1 emitter terminal (a replica of the mixer output common mode voltage) with the bandgap voltage (the desired common mode voltage). With the appropriate feedback, the mixer output common mode voltage is held at the bandgap voltage.

In the application with the mixer operating at a 2.9 V supply, this circuit also generates a partially PTAT bias current. The voltage across the mixer load resistors is  $V_{cc} - V_{be} - V_{bg}$ . With  $V_{cc} - V_{bg} = 1.65$  V the current in R1 is half PTAT. This partially compensates the temperature variation of the device transconductance.

The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the invention. Such references herein to specific embodiments and details thereof are not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications may be made in the embodiments chosen for illustration without departing from the spirit and scope of the invention. Specifically, it will be apparent to one of ordinary skill in the art that the circuits of the present invention could be implemented in several different

ways and the circuits disclosed above are only illustrative of the preferred embodiments of the invention and are in no way limitations.

5

10

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000  
1001  
1002  
1003  
1004  
1005  
1006  
1007  
1008  
1009  
1010  
1011  
1012  
1013  
1014  
1015  
1016  
1017  
1018  
1019  
1020  
1021  
1022  
1023  
1024  
1025  
1026  
1027  
1028  
1029  
1030  
1031  
1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154  
1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195  
1196  
1197  
1198  
1199  
1200  
1201  
1202  
1203  
1204  
1205  
1206  
1207  
1208  
1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291  
1292  
1293  
1294  
1295  
1296  
1297  
1298  
1299  
1300  
1301  
1302  
1303  
1304  
1305  
1306  
1307  
1308  
1309  
1310  
1311  
1312  
1313  
1314  
1315  
1316  
1317  
1318  
1319  
1320  
1321  
1322  
1323  
1324  
1325  
1326  
1327  
1328  
1329  
1330  
1331  
1332  
1333  
1334  
1335  
1336  
1337  
1338  
1339  
1340  
1341  
1342  
1343  
1344  
1345  
1346  
1347  
1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413  
1414  
1415  
1416  
1417  
1418  
1419  
1420  
1421  
1422  
1423  
1424  
1425  
1426  
1427  
1428  
1429  
1430  
1431  
1432  
1433  
1434  
1435  
1436  
1437  
1438  
1439  
1440  
1441  
1442  
1443  
1444  
1445  
1446  
1447  
1448  
1449  
1450  
1451  
1452  
1453  
1454  
1455  
1456  
1457  
1458  
1459  
1460  
1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483  
1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501  
1502  
1503  
1504  
1505  
1506  
1507  
1508  
1509  
1510  
1511  
1512  
1513  
1514  
1515  
1516  
1517  
1518  
1519  
1520  
1521  
1522  
1523  
1524  
1525  
1526  
1527  
1528  
1529  
1530  
1531  
1532  
1533  
1534  
1535  
1536  
1537  
1538  
1539  
1540  
1541  
1542  
1543  
1544  
1545  
1546  
1547  
1548  
1549  
1550  
1551  
1552  
1553  
1554  
1555  
1556  
1557  
1558  
1559  
1560  
1561  
1562  
1563  
1564  
1565  
1566  
1567  
1568  
1569  
1570  
1571  
1572  
1573  
1574  
1575  
1576  
1577  
1578  
1579  
1580  
1581  
1582  
1583  
1584  
1585  
1586  
1587  
1588  
1589  
1590  
1591  
1592  
1593  
1594  
1595  
1596  
1597  
1598  
1599  
1600  
1601  
1602  
1603  
1604  
1605  
1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646  
1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687  
1688  
1689  
1690  
1691  
1692  
1693  
1694  
1695  
1696  
1697  
1698  
1699  
1700  
1701  
1702  
1703  
1704  
1705  
1706  
1707  
1708  
1709  
1710  
1711  
1712  
1713  
1714  
1715  
1716  
1717  
1718  
1719  
1720  
1721  
1722  
1723  
1724  
1725  
1726  
1727  
1728  
1729  
1730  
1731  
1732  
1733  
1734  
1735  
1736  
1737  
1738  
1739  
1740  
1741  
1742  
1743  
1744  
1745  
1746  
1747  
1748  
1749  
1750  
1751  
1752  
1753  
1754  
1755  
1756  
1757  
1758  
1759  
1760  
1761  
1762  
1763  
1764  
1765  
1766  
1767  
1768  
1769  
1770  
1771  
1772  
1773  
1774  
1775  
1776  
1777  
1778  
1779  
1780  
1781  
1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825  
1826  
1827  
1828  
1829  
1830  
1831  
1832  
1833  
1834  
1835  
1836  
1837  
1838  
1839  
1840  
1841  
1842  
1843  
1844  
1845  
1846  
1847  
1848  
1849  
1850  
1851  
1852  
1853  
1854  
1855  
1856  
1857  
1858  
1859  
1860  
1861  
1862  
1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911  
1912  
1913  
1914  
1915  
1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1929  
1930  
1931  
1932  
1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1949  
1950  
1951  
1952  
1953  
1954  
1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025  
2026  
2027  
2028  
2029  
2030  
2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097  
2098  
2099  
2100  
2101  
2102  
2103  
2104  
2105  
2106  
2107  
2108  
2109  
2110  
2111  
2112  
2113  
2114  
2115  
2116  
2117  
2118  
2119  
2120  
2121  
2122  
2123  
2124  
2125  
2126  
2127  
2128  
2129  
2130  
2131  
2132  
2133  
2134  
2135  
2136  
2137  
2138  
2139  
2140  
2141  
2142  
2143  
2144  
2145  
2146  
2147  
2148  
2149  
2150  
2151  
2152  
2153  
2154  
2155  
2156  
2157  
2158  
2159  
2160  
2161  
2162  
2163  
2164  
2165  
2166  
2167  
2168  
2169  
2170  
2171  
2172  
2173  
2174  
2175  
2176  
2177  
2178  
2179  
2180  
2181  
2182  
2183  
2184  
2185  
2186  
2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2213  
2214  
2215  
2216  
2217  
2218



Claims

What is claimed is:

- 1 1. A mixer circuit for generating an IF output responsive to an RF input and a LO drive  
2 source, comprising:  
3 a mixer core having a doubly balanced mixer including a first differentially coupled  
4 transistor pair and a second differentially coupled transistor pair;  
5 an RF input circuit coupled to the mixer core, the RF input circuit comprising:  
6 an input inductor having a first terminal coupled to receive an RF input signal and  
7 a second terminal;  
8 a biasing resistor having a first terminal coupled to the second terminal of the  
9 input inductor and a second terminal coupled to a first bias voltage;  
10 a first input transistor having a control terminal coupled to the second terminal of  
11 the input inductor, a second terminal, and a third terminal;  
12 a second inductor having a first terminal coupled to the second terminal of the  
13 first input transistor and to the first differentially coupled transistor pair, the second inductor also  
14 having a second terminal coupled to a ground potential;  
15 a supply resistor having a first terminal coupled to the second terminal of the first  
16 input transistor and a second terminal coupled to a supply potential;  
17 a first capacitor having a first terminal also coupled to the second terminal of the  
18 first input transistor and a second terminal coupled to the second differentially coupled  
19 transistor pair; and  
20 a third inductor having a first terminal coupled to the second terminal of the first  
21 capacitor and a second terminal coupled to the ground potential.
- 1 2. The mixer circuit according to Claim 1 wherein the first differentially coupled transistor  
2 pair, the second differentially coupled transistor pair and the first input transistor are all  
3 npn transistors.
- 1 3. The mixer circuit according to Claim 1 wherein the first differentially coupled transistor  
2 pair, the second differentially coupled transistor pair and the first input transistor are all  
3 pnp transistors.
- 1 4. The mixer circuit according to Claim 1 wherein the first differentially coupled transistor  
2 pair, the second differentially coupled transistor pair and the first input transistor are all  
3 MOSFET transistors.

1     5.     The mixer circuit according to Claim 1 wherein the first differentially coupled transistor  
2           pair, the second differentially coupled transistor pair and the first input transistor are all  
3           MESFET transistors.

1     6.     A mixer circuit for generating an IF output responsive to an RF input and a LO drive  
2           source, comprising:  
3           a mixer core having a doubly balanced mixer including a first differentially coupled npn  
4           transistor pair and a second differentially coupled npn transistor pair, the mixer core coupled to  
5           receive a LO drive signal, the LO drive signal having a plurality of harmonics;  
6           a low noise RF input circuit coupled to the mixer core through a cascode circuit, the low  
7           noise RF input circuit coupled to receive an RF input signal, wherein the cascode circuit further  
8           isolates the RF input circuit from the LO drive signal and the plurality of harmonics.

1     7.     A mixer as in Claim 6 wherein the cascode circuit comprises:  
2           a first cascode transistor having an emitter terminal coupled to the second terminal of the  
3           first capacitor and to the first terminal of the third inductor, a collector terminal coupled to the  
4           second differentially coupled npn transistor pair and a base terminal,  
5           a second cascode transistor having a base terminal coupled to the base terminal of the  
6           first cascode transistor, an emitter terminal coupled to the first terminal of the second inductor  
7           and to the emitter terminal of the first npn transistor and a collector terminal coupled to the first  
8           differentially coupled npn transistor pair,  
9           a second capacitor, having a first terminal coupled to the collector terminal of the first  
10          cascode transistor and a second terminal coupled to the base terminal of the first cascode  
11          transistor and to the base terminal of the second cascode transistor,  
12          a third capacitor, having a first terminal coupled to the emitter terminal of the second  
13          cascode transistor and a second terminal coupled to the second terminal of the second capacitor  
14          and to the base terminal of the first cascode transistor and to the base terminal of the first  
15          cascode transistor,  
16          a second biasing resistor having a first terminal coupled to the second terminal of the  
17          third capacitor and a second terminal coupled to a second bias voltage.

1     8.     A mixer as in Claim 7, wherein the low noise RF input circuit further includes a RF  
2           feedback circuit, the RF feedback circuit comprising:  
3           a second npn transistor having a base terminal coupled to the supply potential, an  
4           emitter terminal coupled to the collector terminal of the first input npn transistor and a collector  
5           terminal coupled to the first terminal of the supply resistor and to the first terminal of the first  
6           capacitor,  
7           a feedback resistor, having a first terminal coupled to the base terminal of the first  
8           input npn transistor and a second terminal,  
9           a second capacitor, having a first terminal coupled to the second terminal of the  
10          feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 9. A mixer as in Claim 7, wherein the mixer core further includes a tracking supply circuit,  
2 the tracking supply circuit comprising:  
3 a first diode-connected transistor having a cathode terminal coupled to the ground  
4 potential and an anode terminal,  
5 a second diode-connected transistor having a cathode terminal coupled to the  
6 anode terminal of the first diode connected transistor and an anode terminal,  
7 a third resistor having a first terminal coupled to the anode terminal of the second  
8 diode connected transistor and a second terminal,  
9 a first current supply having a first terminal coupled to the second terminal of the  
10 third resistor and a second terminal coupled to the supply potential,  
11 a loop amplifier having a first terminal coupled to the second terminal of the third  
12 resistor and to the first terminal of the first current supply, a second terminal coupled to the  
13 supply potential, a third terminal coupled to the ground potential and a fourth terminal,  
14 a fourth resistor having a first terminal coupled to the fourth terminal of the loop  
15 amplifier and a second terminal,  
16 a second npn transistor having a collector terminal coupled to the second terminal  
17 of the fourth resistor, a base terminal coupled to receive a first LO drive signal and emitter  
18 terminal,  
19 a third npn transistor having a base terminal coupled to receive a second LO drive  
20 signal, an emitter terminal coupled to the emitter terminal of the second npn transistor and a  
21 collector terminal,  
22 a fifth resistor having a first terminal coupled to the fourth terminal of the loop  
23 amplifier and a second terminal coupled to the collector terminal of the third npn transistor  
24 a second current supply having a first terminal coupled to the emitter terminal of  
25 the second npn transistor and to the emitter terminal of the third npn transistor and a second  
26 terminal coupled to the ground potential,  
27 a first common collector amplifier having a base terminal coupled to the second  
28 terminal of the fifth resistor and to the collector terminal of the third npn transistor, a collector  
29 terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to  
30 a first mixer core LO input,  
31 a third current supply having a first terminal coupled to the emitter terminal of the  
32 first common collector amplifier and a second terminal coupled to the ground potential,  
33 a second common collector amplifier having a base terminal coupled to the  
34 second terminal of the fourth resistor and to the collector terminal of the second npn transistor, a  
35 collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal  
36 coupled to a second mixer core LO input,  
37 a fourth current supply having a first terminal coupled to the emitter terminal of  
38 the second common collector amplifier and a second terminal coupled to the ground potential.

1 10. A mixer as in Claim 7, wherein the low noise RF input circuit further includes a

2 tracking mixer bias current circuit coupled to the second bias input terminal, the tracking mixer  
3 bias current circuit comprising:  
4 a third resistor having a first terminal coupled to the supply potential and a second  
5 terminal,  
6 a first diode connected transistor having an anode terminal coupled to the second terminal  
7 of the third resistor and a cathode terminal,  
8 a second npn transistor having a collector terminal coupled to the cathode terminal of the  
9 first diode connected transistor, an emitter terminal coupled to the ground potential and a base  
10 terminal,  
11 a loop amplifier having a first terminal coupled to the emitter terminal of the first diode  
12 connected transistor and to the collector terminal of the second npn transistor, a second terminal  
13 coupled to the second bias voltage and a third terminal,  
14 a fourth resistor having a first terminal coupled to the base terminal of the second npn  
15 transistor and a second terminal coupled to the second terminal of the loop amplifier and to the  
16 second bias voltage,  
17 a bandgap voltage supply having a first terminal coupled to the ground potential and a  
18 second terminal coupled to the third terminal of the loop amplifier.

1 11. A mixer circuit as in Claim 6, wherein the mixer core further includes a tracking supply  
2 circuit, the tracking supply circuit comprising:  
3 a first diode-connected transistor having a cathode terminal coupled to the ground  
4 potential and an anode terminal,  
5 a second diode-connected transistor having a cathode terminal coupled to the  
6 anode terminal of the first diode connected transistor and an anode terminal,  
7 a third resistor having a first terminal coupled to the anode terminal of the second  
8 diode connected transistor and a second terminal,  
9 a first current supply having a first terminal coupled to the second terminal of the  
10 third resistor and a second terminal coupled to the supply potential,  
11 a loop amplifier having a first terminal coupled to the second terminal of the third  
12 resistor and to the first terminal of the first current supply, a second terminal coupled to the  
13 supply potential, a third terminal coupled to the ground potential and a fourth terminal,  
14 a fourth resistor having a first terminal coupled to the fourth terminal of the loop  
15 amplifier and a second terminal,  
16 a second npn transistor having a collector terminal coupled to the second terminal  
17 of the fourth resistor, a base terminal coupled to receive a first LO drive signal and emitter  
18 terminal,  
19 a third npn transistor having a base terminal coupled to receive a second LO drive  
20 signal, an emitter terminal coupled to the emitter terminal of the second npn transistor and a  
21 collector terminal,  
22 a fifth resistor having a first terminal coupled to the fourth terminal of the loop  
23 amplifier and a second terminal coupled to the collector terminal of the third npn transistor

24 a second current supply having a first terminal coupled to the emitter terminal of  
25 the second npn transistor and to the emitter terminal of the third npn transistor and a second  
26 terminal coupled to the ground potential,

27 a first common collector amplifier having a base terminal coupled to the second  
28 terminal of the fifth resistor and to the collector terminal of the third npn transistor, a collector  
29 terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to  
30 a first mixer core LO input,

31 a third current supply having a first terminal coupled to the emitter terminal of the  
32 first common collector amplifier and a second terminal coupled to the ground potential,

33 a second common collector amplifier having a base terminal coupled to the  
34 second terminal of the fourth resistor and to the collector terminal of the second npn transistor, a  
35 collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal  
36 coupled to a second mixer core LO input,

37 a fourth current supply having a first terminal coupled to the emitter terminal of  
38 the second common collector amplifier and a second terminal coupled to the ground potential.

1 12. A mixer circuit as in Claim 6, wherein the low noise RF input circuit further includes a  
2 RF feedback circuit coupled to the RF input circuit, the RF feedback circuit comprising:

3 a second npn transistor having a base terminal coupled to the supply potential, an  
4 emitter terminal coupled to the collector terminal of the first input npn transistor and a collector  
5 terminal coupled to the first terminal of the supply resistor and to the first terminal of the first  
6 capacitor,

7 a feedback resistor, having a first terminal coupled to the base terminal of the first  
8 input npn transistor and a second terminal,

9 a second capacitor, having a first terminal coupled to the second terminal of the  
10 feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 13. A quadrature mixer circuit for generating a quadrature IF output responsive to an RF  
2 input and a quadrature pair of LO drive signals, comprising:

3 a mixer core having a first doubly balanced mixer including a first differentially  
4 coupled npn transistor pair and a second differentially coupled npn transistor pair and a second  
5 doubly balanced mixer including a third differentially coupled npn transistor pair and a fourth  
6 differentially coupled npn transistor pair;

7 an RF input circuit coupled to the mixer core, the RF input circuit comprising:

8 an input inductor having a first terminal coupled to receive an RF input signal and  
9 a second terminal;

10 a biasing resistor having a first terminal coupled to the second terminal of the  
11 input inductor and a second terminal coupled to a first bias voltage;

12 a first input npn transistor having a base terminal coupled to the second terminal  
13 of the input inductor, an emitter terminal, and a collector terminal;

14 a second inductor having a first terminal coupled to the emitter of the first npn  
15 transistor and to the first differentially coupled npn transistor pair and to the third differentially

coupled npn transistor pair, the second inductor also having a second terminal coupled to a ground potential;  
a supply resistor having a first terminal coupled to the collector of the first transistor and a second terminal coupled to a supply potential;  
a first capacitor having a first terminal also coupled to the collector of the first transistor and a second terminal coupled to the second differentially coupled npn transistor pair and to the fourth differentially coupled npn transistor pair; and  
a third inductor having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the ground potential.

14. A quadrature mixer circuit for generating a quadrature IF output responsive to an RF input and a quadrature pair of LO drive signals, comprising:  
a mixer core having a first doubly balanced mixer including a first differentially coupled npn transistor pair and a second differentially coupled npn transistor pair and having a second doubly balanced mixer including a third differentially coupled npn transistor pair and a fourth differentially coupled npn transistor pair; the mixer core coupled to receive a quadrature LO drive signal, the quadrature LO drive signal having a plurality of harmonics;  
a low noise RF input circuit coupled to the mixer core through a cascode circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode circuit further isolates the RF input circuit from the quadrature LO drive signal and the plurality of harmonics.

15. A quadrature mixer as in Claim 14 wherein the cascode circuit comprises:  
a first cascode transistor having an emitter terminal coupled to the second terminal of the first capacitor and to the first terminal of the third inductor, a collector terminal coupled to the second differentially coupled npn transistor pair and a base terminal,  
a second cascode transistor having a base terminal coupled to the base terminal of the first cascode transistor, an emitter terminal coupled to the first terminal of the second inductor and to the emitter terminal of the first npn transistor and a collector terminal coupled to the first differentially coupled npn transistor pair,  
a second capacitor, having a first terminal coupled to the collector terminal of the first cascode transistor and a second terminal coupled to the base terminal of the first cascode transistor and to the base terminal of the second cascode transistor,  
a third capacitor, having a first terminal coupled to the emitter terminal of the second cascode transistor and a second terminal coupled to the second terminal of the second capacitor and to the base terminal of the first cascode transistor and to the base terminal of the first cascode transistor,  
a second biasing resistor having a first terminal coupled to the second terminal of the second capacitor and the first terminal of the third capacitor and a second terminal coupled to a second bias voltage,  
a third biasing resistor having a first terminal coupled to the second bias voltage and to the second terminal of the second biasing resistor and having a second terminal,

21 a third cascode transistor having a collector terminal coupled to the fourth differentially  
22 coupled npn transistor pair, an emitter terminal coupled to the second terminal of the third  
23 inductor and to the emitter terminal of the first cascode transistor, and a base terminal,  
24 a fourth cascode transistor having a base terminal coupled to the base terminal of the  
25 third cascode transistor, a collector terminal coupled the third differentially coupled npn  
26 transistor pair and an emitter terminal coupled to the emitter terminal of the second cascode  
27 transistor and to the second terminal of the second inductor,  
28 a fourth capacitor having a first terminal coupled to the emitter terminal of the third  
29 cascode transistor and a second terminal coupled to the base terminal of the third and fourth  
30 cascode transistors,  
31 a fifth capacitor having a first terminal coupled to the second terminal of the fourth  
32 capacitor and to the base terminals of the third and fourth cascode transistors and a second  
33 terminal coupled to the emitter terminal of the fourth cascode transistor.

1 16. A quadrature mixer as in Claim 15 wherein the low noise RF input circuit further  
2 includes a RF feedback circuit, the RF feedback circuit comprising:  
3 a second npn transistor having a base terminal coupled to the supply  
4 potential, an emitter terminal coupled to the collector terminal of the first input npn transistor  
5 and a collector terminal coupled to the first terminal of the supply resistor and to the first  
6 terminal of the first capacitor,  
7 a feedback resistor, having a first terminal coupled to the base terminal of  
8 the first input npn transistor and a second terminal,  
9 a sixth capacitor, having a first terminal coupled to the second terminal of  
10 the feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 17. A quadrature mixer as in Claim 16, wherein the mixer core further includes a first  
2 tracking supply circuit portion coupled to the In-Phase LO drive input terminals of the  
3 mixer core and a second tracking supply circuit portion coupled to the Quadrature Phase  
4 LO drive input terminals of the mixer core.

1 18. A mixer circuit as in Claim 17, wherein the first tracking supply comprises:  
2 a. a first diode-connected transistor having a cathode terminal coupled to the ground  
3 potential and an anode terminal;  
4 b. a second diode-connected transistor having a cathode terminal coupled to the  
5 anode terminal of the first diode connected transistor and an anode terminal,  
6 c. a third resistor having a first terminal coupled to the anode terminal of the second  
7 diode connected transistor and a second terminal;  
8 d. a first current supply having a first terminal coupled to the second terminal of the  
9 third resistor and a second terminal coupled to the supply potential;  
10 e. a loop amplifier having a first terminal coupled to the second terminal of the third  
11 resistor and to the first terminal of the first current supply, a second terminal

- 12 coupled to the supply potential, a third terminal coupled to the ground potential  
13 and a fourth terminal;
- 14 f. a fourth resistor having a first terminal coupled to the fourth terminal of the loop  
15 amplifier and a second terminal;
- 16 g. a second npn transistor having a collector terminal coupled to the second terminal  
17 of the fourth resistor, a base terminal coupled to receive a first LO drive signal  
18 and emitter terminal;
- 19 h. a third npn transistor having a base terminal coupled to receive a second LO drive  
20 signal, an emitter terminal coupled to the emitter terminal of the second npn  
21 transistor and a collector terminal;
- 22 i. a fifth resistor having a first terminal coupled to the fourth terminal of the loop  
23 amplifier and a second terminal coupled to the collector terminal of the third npn  
24 transistor;
- 25 j. a second current supply having a first terminal coupled to the emitter terminal of  
26 the second npn transistor and to the emitter terminal of the third npn transistor  
27 and a second terminal coupled to the ground potential;
- 28 k. a first common collector amplifier having a base terminal coupled to the second  
29 terminal of the fifth resistor and to the collector terminal of the third npn  
30 transistor, a collector terminal coupled to the fourth terminal of the loop  
31 amplifier, and an emitter terminal coupled to a first mixer core LO input;
- 32 l. a third current supply having a first terminal coupled to the emitter terminal of the  
33 first common collector amplifier and a second terminal coupled to the ground  
34 potential;
- 35 m. a second common collector amplifier having a base terminal coupled to the  
36 second terminal of the fourth resistor and to the collector terminal of the second  
37 npn transistor, a collector terminal coupled to the fourth terminal of the loop  
38 amplifier and an emitter terminal coupled to a second mixer core LO input; and
- 39 n. a fourth current supply having a first terminal coupled to the emitter terminal of  
40 the second common collector amplifier and a second terminal coupled to the  
41 ground potential;
- 42 and wherein the second tracking supply circuit portion comprises:
- 43 o. a third diode-connected transistor having a cathode terminal coupled to the  
44 ground potential and an anode terminal;
- 45 p. a fourth diode-connected transistor having a cathode terminal coupled to the  
46 anode terminal of the third diode connected transistor and an anode terminal;
- 47 q. a third resistor having a first terminal coupled to the anode terminal of the second  
48 diode connected transistor and a second terminal;
- 49 r. a first current supply having a first terminal coupled to the second terminal of the  
50 third resistor and a second terminal coupled to the supply potential;
- 51 s. a loop amplifier having a first terminal coupled to the second terminal of the third  
52 resistor and to the first terminal of the first current supply, a second terminal  
53 coupled to the supply potential, a third terminal coupled to the ground potential  
54 and a fourth terminal;



- t. a fourth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal;
- u. a second npn transistor having a collector terminal coupled to the second terminal of the fourth resistor, a base terminal coupled to receive a first LO drive signal and emitter terminal;
- v. a third npn transistor having a base terminal coupled to receive a second LO drive signal, an emitter terminal coupled to the emitter terminal of the second npn transistor and a collector terminal;
- w. a fifth resistor having a first terminal coupled to the fourth terminal of the loop amplifier and a second terminal coupled to the collector terminal of the third npn transistor;
- x. a second current supply having a first terminal coupled to the emitter terminal of the second npn transistor and to the emitter terminal of the third npn transistor and a second terminal coupled to the ground potential;
- y. a first common collector amplifier having a base terminal coupled to the second terminal of the fifth resistor and to the collector terminal of the third npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to a first mixer core LO input;
- z. a third current supply having a first terminal coupled to the emitter terminal of the first common collector amplifier and a second terminal coupled to the ground potential;
- aa. a second common collector amplifier having a base terminal coupled to the second terminal of the fourth resistor and to the collector terminal of the second npn transistor, a collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal coupled to a second mixer core LO input;
- bb. a fourth current supply having a first terminal coupled to the emitter terminal of the second common collector amplifier and a second terminal coupled to the ground potential.

19. A quadrature mixer as in Claim 15, wherein the low noise RF input circuit further includes a tracking mixer bias current circuit, the tracking bias current circuit comprising:
- a first resistor having a first terminal coupled to the supply potential and a second terminal,
  - a first diode connected transistor having a anode terminal coupled to the second terminal of the third resistor and a cathode terminal,
  - a second npn transistor having a collector terminal coupled to the cathode terminal of the first diode connected transistor, an emitter terminal coupled to the ground potential and a base terminal,
  - a loop amplifier having a first terminal coupled to the emitter terminal of the first diode connected transistor and to the collector terminal of the second npn transistor, a second terminal coupled to the second bias voltage and a third terminal,

14 a second resistor having a first terminal coupled to the base terminal of the second  
15 npn transistor and a second terminal coupled to the second terminal of the loop amplifier and to  
16 the second bias voltage,  
17 a bandgap voltage supply having a first terminal coupled to the ground potential  
18 and a second terminal coupled to the third terminal of the loop amplifier.

1 20. A mixer circuit for generating an IF output responsive to an RF input and a LO drive  
2 source, comprising:  
3 a mixer core having a doubly balanced mixer including a first differentially coupled npn  
4 transistor pair and a second differentially coupled npn transistor pair;  
5 a single ended RF input circuit coupled to receive an RF signal, the RF circuit coupled to  
6 the mixer core, the RF circuit including means for providing an input impedance, means for  
7 splitting a phase of the RF signal, and means for decoupling noise from the RF signal to the  
8 mixer core.

1 21. A mixer circuit for generating an IF output responsive to an RF input and a LO drive  
2 source, comprising:  
3 a mixer core having a doubly balanced mixer including a first differentially coupled npn  
4 transistor pair and a second differentially coupled npn transistor pair, the mixer core coupled to  
5 receive a LO drive signal, the LO drive signal having a plurality of harmonics;  
6 a low noise single ended RF input circuit coupled to the mixer core through a cascode  
7 circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode  
8 circuit further isolates the RF input circuit from the LO drive signal and the plurality of  
9 harmonics the RF circuit including means for providing an input impedance and means for  
10 splitting a phase of the RF signal.

Abstract

The mixer circuit is a singled ended input to a double balanced high dynamic range mixer with only two base-emitter junctions across the supply. It provides for the use of bondwires to off chip ground as DC block and DC feed elements. The single ended input and differential output balanced mixer is well suited for the input stage of an integrated radio receiver - off chip circuitry is usually single ended, but on chip circuits are usually differential. No off chip differential RF circuits or baluns are required which reduces off chip component count and improves radio performance. The mixer circuit has lower LO drive requirements because of the DC coupled LO port. This results in better radio performance and a smaller die area because of the DC coupled IF port.





Fig. 1 PRIOR ART



*Fig. 2* PRIOR ART




Fig. 3





Fig. 4

[illegible]







Fig. 6

*Fig. 7*

EXPRESS MAIL LABEL #EL703212555US

PATENT  
 Attorney Docket No. MLNR 0001  
 0210

## DECLARATION FOR PATENT APPLICATION

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name. I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **NOVEL TOPOLOGY FOR A SINGLE ENDED INPUT DUAL BALANCED MIXER**. The specification of which is attached hereto). I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claim

Yes No

--	--

Number

Country

Day/Month/Year Filed

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.

Filing Date


Status: Patented, Pending, Abandoned

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

60/167,188  
 Application Serial No.

November 23, 1999  
 Filing Date

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Joint Inventor: Gwilym Francis LuffInventor's Signature: 

Date

Residence: 18, The Hectare, Great Shelford, Cambridge CB2 5AT, United KingdomCitizenship: BritishPost Office Address: 18, The Hectare, Great Shelford, Cambridge CB2 5AT, United KingdomFull Name of Second Joint Inventor: Selçuk Şen

Inventor's Signature: \_\_\_\_\_

Date

Residence: 1063 Morse Avenue #14-303, Sunnyvale, California 94089Citizenship: TurkeyPost Office Address: 1063 Morse Avenue #14-303, Sunnyvale, California 94089